Rouse Company Foundation Student Services Building

ENES 244 Digital Logic Design

This course will introduce the basic principles and design procedures of digital systems at the gate and intermediate chip levels for electrical engineering students. The student will acquire knowledge of gates, flip-flops, registers, counters, Karnaugh maps, FSM, ASM, ASN design techniques, HDL circuit descriptions, simulation and testing software.

Credits

3

Prerequisite

ENES 100 and MATH 153

Hours Weekly

2 hours lecture, 2 hours recitation weekly

Course Objectives

  1. 1. Demonstrate the ability to design and build combinatory circuits.
  2. 2. Demonstrate the ability to design Finite State Machines (FSM).
  3. 3. Demonstrate the ability to realize an Algorithmic State Machine (ASM).
  4. 4. Demonstrate the ability to simulate an Asynchronous Sequential Network (ASN).
  5. 5. Demonstrate the ability to program a Field Programmable Gate Array (FPGA) using a hardware definition language.

Course Objectives

  1. 1. Demonstrate the ability to design and build combinatory circuits.

    This objective is a course Goal Only

  2. 2. Demonstrate the ability to design Finite State Machines (FSM).

    This objective is a course Goal Only

  3. 3. Demonstrate the ability to realize an Algorithmic State Machine (ASM).

    This objective is a course Goal Only

  4. 4. Demonstrate the ability to simulate an Asynchronous Sequential Network (ASN).

    This objective is a course Goal Only

  5. 5. Demonstrate the ability to program a Field Programmable Gate Array (FPGA) using a hardware definition language.